



# Application Notes/Briefs

## CUSTOM ROM PROGRAMMING

### INTRODUCTION

Custom ROM programs are submitted to National in three formats: paper tape, punched cards or truth table with punched cards being the preferred. These programs are converted into machine language and outputted on a magnetic tape. This magnetic tape is used to make the programmable gate mask and the test tape. Wafers are held in inventory at gate mask. The wafers are then completed using the custom gate mask and tested at the wafer level. The wafer is then scribed and the good dice assembled. After assembly the units are tested using the custom test tape to assure the correct output pattern for every address.

When MOS was in its infancy the design engineers called a logic ONE a low voltage because a P-channel MOS transistor is turned on with a negative bias applied. This became known as NEGATIVE logic and was the opposite of TTL's POSITIVE logic. As the MOS technology evolved and TTL compatibility became a reality it became desirous to use the same logic in MOS as in TTL. Therefore the first ROMs to come out were specified in NEGATIVE logic and the new ROMs are specified in POSITIVE logic. Extra care must be taken in

entering ROM codes that it is clear which logic level is used. National has programs to convert NEGATIVE logic to POSITIVE or POSITIVE to NEGATIVE so ROMs can be entered in either logic but the customer must specify which logic it is.

### DEFINITIONS

#### Logic Definitions

NEGATIVE Logic: "0" =  $V_H$  = the more positive voltage. "1" =  $V_L$  = the more negative voltage.

POSITIVE Logic: "0" =  $V_L$  = the more negative voltage. "1" =  $V_H$  = the more positive voltage.

#### Input Output Definitions

Address:  $A_1$  is the least significant input address on ROMs.  $L_0$  is the least significant input address on character generators.

Outputs:  $B_1$  is the least significant output.

### INFORMATION NEEDED

So that National can better serve its customers the following information *must* be submitted with each ROM code.



National Semiconductor Corporation  
2900 Semiconductor Dr., Santa Clara, CA 95051  
Phone (408) 732-5000 TWX 910-339-9240

			NATIONAL PART NUMBER	
			ROM LETTER CODE (NATIONAL USE ONLY)	
NAME			DATE	
ADDRESS			CUSTOMER PRINT OR I.D. NO.	
CITY	STATE	ZIP	PURCHASE ORDER NO.	
TELEPHONE	NAME OF PERSON NATIONAL CAN CONTACT (PRINT)	AUTHORIZED SIGNATURE	DATE	

**TRUTH TABLE FORMS**

Use the appropriate form for submitting truth tables.

**Form I**

MM3501	MM5204	MM4214/MM5214	MM4231/MM5231
MM5201	MM4210/MM5210	MM4220/MM5220	MM4232/MM5232
MM5202	MM4211/MM5211	MM4221/MM5221	MM4233/MM5233
MM4203/MM5203	MM4213/MM5213	MM4230/MM5230	

ADD- RESS	OUTPUT CODE NOTE: 1								SUM
	B8	B7	B6	B5	B4	B3	B2	B1	
__ 0									
__ 1									
__ 2									
__ 3									
__ 4									
__ 5									
__ 6									
__ 7									
__ 8									
__ 9									
__ 10									
__ 11									
__ 12									
__ 13									
__ 14									
__ 15									
__ 16									
__ 17									
__ 18									
__ 19									
__ 20									
__ 21									
__ 22									
__ 23									
__ 24									
__ 25									
__ 26									
__ 27									
__ 28									
__ 29									
__ 30									
__ 31									
__ 32									
__ 33									
__ 34									
__ 35									
__ 36									
__ 37									
__ 38									
__ 39									
__ 40									
__ 41									
__ 42									
__ 43									
__ 44									
__ 45									
__ 46									
__ 47									
__ 48									
__ 49									
<b>TB</b>									

ADD- RESS	OUTPUT CODE								SUM
	B8	B7	B6	B5	B4	B3	B2	B1	
__ 50									
__ 51									
__ 52									
__ 53									
__ 54									
__ 55									
__ 56									
__ 57									
__ 58									
__ 59									
__ 60									
__ 61									
__ 62									
__ 63									
__ 64									
__ 65									
__ 66									
__ 67									
__ 68									
__ 69									
__ 70									
__ 71									
__ 72									
__ 73									
__ 74									
__ 75									
__ 76									
__ 77									
__ 78									
__ 79									
__ 80									
__ 81									
__ 82									
__ 83									
__ 84									
__ 85									
__ 86									
__ 87									
__ 88									
__ 89									
__ 90									
__ 91									
__ 92									
__ 93									
__ 94									
__ 95									
__ 96									
__ 97									
__ 98									
__ 99									
<b>TB</b>									

**Note 1:** The Appropriate Logic Level box must be checked or order will *not* be accepted.

- POSITIVE Logic on Addresses and Outputs
- NEGATIVE Logic on Addresses and Outputs

**Note 2:** The MM4232/MM5232 and MM4233/MM5233 have programmable chip selects and the logic level to enable the chip must be specified. CS 1 \_\_ CS 2 \_\_ CS 3 \_\_ CS 4 \_\_

**Note 3:** TB is the total "1" bits in a column expressed in Decimal.

**Note 4:** SUM is the total "1" bits in a row expressed in Decimal.

**Form II**

MM5212  
 MM5215  
 MM4229/MM5229 (Positive logic only)

ADD- RESS	OUTPUT CODE NOTE: 1											SUM	
	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2		LSB B1
___ 0													
___ 1													
___ 2													
___ 3													
___ 4													
___ 5													
___ 6													
___ 7													
___ 8													
___ 9													
___ 10													
___ 11													
___ 12													
___ 13													
___ 14													
___ 15													
___ 16													
___ 17													
___ 18													
___ 19													
___ 20													
___ 21													
___ 22													
___ 23													
___ 24													
___ 25													
___ 26													
___ 27													
___ 28													
___ 29													
___ 30													
___ 31													
___ 32													
___ 33													
___ 34													
___ 35													
___ 36													
___ 37													
___ 38													
___ 39													
___ 40													
___ 41													
___ 42													
___ 43													
___ 44													
___ 45													
___ 46													
___ 47													
___ 48													
___ 49													
<b>TB</b>													

ADD- RESS	OUTPUT CODE NOTE: 1											SUM	
	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2		LSB B1
___ 50													
___ 51													
___ 52													
___ 53													
___ 54													
___ 55													
___ 56													
___ 57													
___ 58													
___ 59													
___ 60													
___ 61													
___ 62													
___ 63													
___ 64													
___ 65													
___ 66													
___ 67													
___ 68													
___ 69													
___ 70													
___ 71													
___ 72													
___ 73													
___ 74													
___ 75													
___ 76													
___ 77													
___ 78													
___ 79													
___ 80													
___ 81													
___ 82													
___ 83													
___ 84													
___ 85													
___ 86													
___ 87													
___ 88													
___ 89													
___ 90													
___ 91													
___ 92													
___ 93													
___ 94													
___ 95													
___ 96													
___ 97													
___ 98													
___ 99													
<b>TB</b>													

**Note 1:** The Appropriate Logic Level box must be checked or order will *not* be accepted.

- POSITIVE Logic on Address and Outputs
- NEGATIVE Logic on Address and Outputs

**Note 2:** The MM4229/MM5229 has programmable chip selects. Specify the Logic Level to enable the Chip (Positive Logic)  
 CS 1 \_\_\_ CS 2 \_\_\_ CS 3 \_\_\_

**Note 3:** TB is the total "1" bits in a column expressed in Decimal.

**Note 4:** SUM is the total "1" bits in a row expressed in Decimal.

Form III

MM4240/MM5240

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS (DECIMAL)	OUTPUT WORD					SUM
		B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	
-0	0 L <sub>2</sub> L <sub>1</sub> L <sub>0</sub> 0 0 0						
	1 0 0 1						
	2 0 1 0						
	3 0 1 1						
	4 1 0 0						
	5 1 1 0						
	6 1 1 0						
	7 1 1 1						
-1	0 0 0 0						
	1 0 0 1						
	2 0 1 0						
	3 0 1 1						
	4 1 0 0						
	5 1 1 0						
	6 1 1 0						
	7 1 1 1						
-2	0 0 0 0						
	1 0 0 1						
	2 0 1 0						
	3 0 1 1						
	4 1 0 0						
	5 1 1 0						
	6 1 1 0						
	7 1 1 1						
-3	0 0 0 0						
	1 0 0 1						
	2 0 1 0						
	3 0 1 1						
	4 1 0 0						
	5 1 1 0						
	6 1 1 0						
	7 1 1 1						
TB							

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS (DECIMAL)	OUTPUT WORD					SUM
		B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	
-4	0						
	1						
	2						
	3						
	4						
	5						
	6						
	7						
-5	0						
	1						
	2						
	3						
	4						
	5						
	6						
	7						
-6	0						
	1						
	2						
	3						
	4						
	5						
	6						
	7						
-7	0						
	1						
	2						
	3						
	4						
	5						
	6						
	7						
TB							

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS (DECIMAL)	OUTPUT WORD					SUM
		B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	
-8	0						
	1						
	2						
	3						
	4						
	5						
	6						
	7						
-9	0						
	1						
	2						
	3						
	4						
	5						
	6						
	7						
TB							

**Note 1:** A logic "1" = most negative voltage. A logic "0" = most positive voltage.

**Note 2:** Line address (L<sub>0</sub>, L<sub>1</sub>, L<sub>2</sub>) are the row or column select lines in a character generator application. In a read only memory application, A<sub>2</sub> shall be considered the MSB and L<sub>0</sub> the LSB.

**Note 3:** TB is the total "1" bits in a column expressed in Decimal.

**Note 4:** SUM is the total "1" bits in a row expressed in Decimal.

Form IV

MM4241/MM5241

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS DECIMAL	LSB OUTPUT CODE								SUM
		B1	B2	B3	B4	B5	B6	B7	B8	
_0	0									
	$L_0$									
	$L_1$									
	$L_2$									
	0	0								
	0	0								
_1	1									
	0	0								
	2									
	0	1								
	3									
	0	1								
_2	4									
	1	0								
	5									
	1	1								
	6									
	1	1								
_3	7									
	2	0								
	8									
	2	0								
	9									
	2	1								
_4	10									
	3	0								
	11									
	3	0								
	12									
	3	1								
TB	13									
	4									
	14									
	4									
	15									
	4									

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS DECIMAL	LSB OUTPUT CODE								SUM
		B1	B2	B3	B4	B5	B6	B7	B8	
_5	0									
	1									
	2									
	3									
	4									
	5									
_6	6									
	0									
	7									
	1									
	8									
	1									
_7	9									
	2									
	10									
	2									
	11									
	2									
_8	12									
	3									
	13									
	3									
	14									
	3									
_9	15									
	4									
	16									
	4									
	17									
	4									
TB	18									
	5									
	19									
	5									
	20									
	5									

**Note 1:** On the character address and output word negative logic is used:

A logic "1" most negative voltage

A logic "0" most positive voltage

on the line address positive logic is used:

A logic "0" most negative voltage

A logic "1" most positive voltage

**Note 2:** Line address ( $L_0$ ,  $L_1$ ,  $L_2$ ) are the column select lines in a character generator application. In a read only memory application  $A_6$  shall be considered the MSB and  $L_0$  the LSB.

**Note 3:** TB is the total "1" bits in a column expressed in Decimal.

**Note 4:** SUM is the total "1" bits in a row expressed in Decimal.

**TAPE ENTRY FORMAT**

Tape format for the following ROMs.

MM3501

MM4214/MM5214

MM4231/MM5231

MM4210/MM5210

MM4220/MM5220

MM4232/MM5232


MM4211/MM5211

MM4221/MM5221

MM4233/MM5233

MM4213/MM5213

MM4230/MM5230




**8-BIT TAPE FORMAT**

- Note 1:** The code is a 7-bit ASCII code on 8 punch tape.
- Note 2:** The ROM input address is expressed in decimal form and is preceded by the letter A.
- Note 3:** The total number of "1" bits in the output word.
- Note 4:** The total number of "1" bits in each output column or bit position.
- Note 5:** Specify product type.
- Note 6:** Must type POS logic, or NEG logic depending on which is used.
- Note 7:** LOGIC ON ADDRESS AND OUTPUTS must be the same (either POS or NEG).
- Note 8:** Specify the pattern necessary to enable the ROM on the ROMs that need chip selects.


Tape format for the MM5202, MM4203/MM5203 and MM4204/MM5204.

**PROM TAPE P AND N FORMAT**



\*Data Field: Must have only P's or N's typed between B and F. No nulls or rubouts. Must have exactly eight P and N characters between B and F. Any characters except B and F may be typed between the F stop character and the B start be rubbed out. Data for exactly 256 words must be entered, beginning with word 0. P = "1" or the more positive voltage. N = "0" or most negative voltage. When the MM4204/MM5204 is used the word length is 512.

**PROM TAPE BINARY FORMAT**



- Note 1:** Tape must be all blank except for the 513 words punched.
- Note 2:** Tape must start with a START punch.
- Note 3:** Data is comprised of two words the first being the actual Data the second being the complement of the data.
- Note 4:** A punch is equal to a "1" or most positive voltage and the omission of a punch is a "0" or the more negative voltage.

When programming the MM5202 or MM4203/MM5203 it should be remembered that the opposite logic from what is programmed will appear on the output of the PROM. In otherwords a P on the tape will program a Logic "0" or V<sub>L</sub> in the PROM.



